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Abstract This paper presents a fully integrated power
management and sensing microsystem that harvests solar
energy from a micro-power photovoltaic module for
autonomous operation of a miniaturized hydrogen sensor.
In order to measure H2 concentration, conductance change
of a miniaturized palladium nanowire sensor is measured
and converted to a 13-bit digital value using a fully inte-
grated sensor interface circuit. As these nanowires have
temperature cross-sensitivity, temperature is also measured
using an integrated temperature sensor for further calibra-
tion of the gas sensor. Measurement results are transmitted
to the base station, using an external wireless data trans-
ceiver. A fully integrated solar energy harvester stores the
harvested energy in a rechargeable NiMH microbattery. As
the harvested solar energy varies considerably in different
lighting conditions, the power consumption and perfor-
mance of the sensor is reconfigured according to the har-
vested solar energy, to guarantee autonomous operation of
the sensor. For this purpose, the proposed energy-efficient
power management circuit dynamically reconfigures the
operating frequency of digital circuits and the bias currents
of analog circuits. The fully integrated power management
and sensor interface circuits have been implemented in a
0.18 lm CMOS process with a core area of 0.25 mm2. This
circuit operates with a low supply voltage in the 0.9–1.5 V
range. When operating at its highest performance, the
power management circuit features a low power con-
sumption of less than 300 nW and the whole sensor con-
sumes 14.1 lA.
Keywords Analog integrated circuits  Solar energy
harvesting  Ultra-low power circuits  Power
management circuits  Sensor interface circuits 
Wireless sensor networks
1 Introduction
There is an increasing demand for energy-efficient wireless
sensor networks (WSN) in different sensing and monitor-
ing applications. Many autonomous WSN solutions have
been deployed in different areas, including health and
lifestyle, automotive, smart buildings, predictive mainte-
nance (e.g. of machines and infrastructure), and active
RFID tags [1]. These emerging autonomous ultra-low
power (ULP) sensors incorporate energy harvesting source,
energy storage device and electronic circuits for power
management, sensing and communication into a miniatur-
ized system. Solar energy is the most abundant and prac-
tical form of ambient energy and miniaturized solar cells
are already available in the custom sizes as small as 1 mm2
[2]. Solar cells can be good energy sources for millimeter-
scale autonomous wireless sensor nodes, thanks to their
high efficiencies. However, as energy harvested from solar
cells is intermittent and the maximum power that it can
provide may be much less than the required peak power
during data transmission, a rechargeable microbattery or a
supercapacitor, should store the harvested energy for reli-
able operation of the electronic circuits. Successful
implementation of energy harvesting for WSN applications
depends on meeting size, autonomy and cost constraints.
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Meeting these constraints in millimeter-scale wireless
sensors can be quite challenging and highly depends on the
chosen application and how the measurement results are
processed and sent to a base station or other target sensors.
In [3], an autonomous wireless intraocular pressure moni-
tor microsystem has been presented that incorporates a
photovoltaic (PV) module, a thin film Li-Ion battery and
the electronic circuits for energy harvesting, sensor readout
and data communication in a 1.5 mm3 biomedical implant.
Since the sensor is implanted in the eye, meeting the size
constraint is crucial. As miniaturized solar cells can pro-
vide only a few tens of microwatt under low illumination
level, the power management circuit (PMC) should be very
low power to have a high efficiency. In addition to har-
vesting solar energy, the PMC should dynamically reduce
power consumption of the sensor under reduced light
intensity, to avoid complete discharge of the battery. As a
result, even when the harvested solar energy is less than the
power consumption of the microsystem, the microsystem
can continue its autonomous operation at a lower speed.
The target sensor is a miniaturized autonomous hydro-
gen sensor. In fact, as the use of hydrogen fuels becomes
more common, an increasing demand for miniaturized
hydrogen sensors is expected. Miniaturized Palladium (Pd)
nanowires have good sensitivity to H2 concentration and
can be used in the room temperature [4]. These sensors are
good candidates for realizing millimeter-scale ULP
hydrogen sensors, as they are very low power and their size
is smaller than 1 mm2. However, these nanowires have an
undesired thermal cross-sensitivity and for accurate mea-
surement of H2 concentration, temperature should be
measured and further compensated during sensor calibra-
tion [5]. A grid of 14 Pd nanowires, fabricated on a silicon
wafer, has been used for gas sensing [6]. Half of these
sensors are only sensitive to temperature and have been
used as reference nanowires. The remaining sensors are
sensitive to both temperature and H2 concentration and
have been used as sensing nanowires. In order to measure
H2 concentration, the readout circuit measures and converts
to digital the conductance change of sensing nanowires in
comparison with reference nanowires. The proposed area-
and energy-efficient solar energy harvester circuit harvests
energy from a PV module consisting of nanowire solar
cells in series [7] and stores the harvested energy in a Varta
V6HR NiMH microbattery [8]. This circuit measures the
remaining charge of the target microbattery and scales the
power consumption of the microsystem up or down
according to the energy stored in the battery. The resolu-
tion and power consumption of the analog-to-digital con-
verter (ADC) is reconfigured according to the remaining
charge of the battery.
This paper makes the following contributions: (a) a new
PMC has been proposed that not only harvests solar energy
from the PV module with very high efficiency, but also
scales the power consumption and performance of the
target sensor, based on the energy stored in the battery;
(b) A new sensor interface with reconfigurable perfor-
mance has been proposed. In this circuit, a novel incre-
mental ADC with reconfigurable speed and power
consumption has been used to convert the measured tem-
perature and H2 concentration; the remainder of this paper
is organized as follows. Section 2 presents the system
architecture, including the realized integrated circuit and
the required external components. System level design
parameters that affect autonomous operation of the sensor,
including selection of the appropriate energy storage
device and wireless data transceiver, will be discussed
thoroughly in this section. Sections 3 and 4 present the
circuit implementation of the power management and
sensor interface circuits (SICs). In Sect. 5, measurement
and simulation results have been discussed to evaluate the
performance and autonomous operation of the proposed
hydrogen sensor, and finally, Sect. 6 concludes the paper.
2 System architecture
The system level design of a solar energy harvesting sys-
tem starts by selecting an appropriate energy harvesting
source and energy storage device; After that the energy
harvester circuit should be designed according to the
selected energy source and energy storage device. In order
to realize a millimeter-size autonomous sensor, not only
the size and power consumption of the sensor and the
wireless data transceiver should be minimized, but also the
power delivered to the sensor should be maximized. The
power that the PV module provides at its maximum power
point (Pmpp) is the most important parameter, while other
characteristics, such as open circuit voltage (Voc) and short
circuit current (Isc), should be also considered to design a
highly efficient solar energy harvester. These parameters
depend on the environmental conditions, including illu-
mination level and temperature. As the DC voltage that the
PV module provides may differ from the voltage of the
target battery, different DC–DC converters have been
proposed to harvest energy from a miniaturized PV module
to charge a battery, including switched-capacitor (SC) [9]
and inductive DC–DC converters [10]. These DC–DC
converters either operate at high frequencies or use external
capacitors or inductors to have high efficiency. However,
by using higher frequencies, the power consumption of the
energy harvester circuit increases and a high efficiency is
not achievable under a reduced illumination level when
harvested power is not more than a few micro-watts.
The systems targeted for micro-power energy harvesting
applications typically have stringent constraints on die area
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and usage of external components to meet size, autonomy
and cost specifications. Although the proposed H2 sensor
consumes less than 15 lA on average for sensing and
wireless data transmission, the peak power consumption
during data transmission is much higher. The battery
should have enough energy capacity to provide enough
power for a few hours’ operation of the sensor, even
without energy harvesting. In addition to capacity, other
characteristics such as size, peak discharge current, nomi-
nal operating voltage, end-of-discharge voltage (VEOD),
end-of-charge voltage (VEOC), cycle life and leakage, are
very important factors to design an energy-efficient sensor
that relies on rechargeable batteries. Although miniaturized
supercapacitors can provide higher peak discharge currents
and have longer cycle lives in comparison with the
rechargeable batteries, they have some disadvantages that
make them inappropriate for our application. First of all,
they have high leakage currents that can be even larger
than the current provided by the PV module under reduced
illumination level. In addition, they have much lower
energy capacity compared with rechargeable batteries of
similar sizes. Either a NiMH or a lithium battery can be
used as the target rechargeable battery. Among lithium
batteries, state-of-the-art thin film lithium batteries, such as
MEC125 of Infinite Power Solutions [11], are the best
candidates for micro-power energy harvesting applications
thanks to their low leakage currents, long cycle lives and
high discharge currents. The main disadvantage of these
batteries is their high nominal voltage levels. As thin film
lithium batteries have nominal voltages of more than
3.8 V, additional DC–DC converters are required to use
these batteries for ULP applications. NiMH batteries are
more suitable for our application, thanks to their lower
nominal voltages.
The block diagram of the target H2 gas sensor is
depicted in Fig. 1. The target V6HR microbattery has a
nominal voltage of 1.2 V and can provide a peak discharge
current of 18 mA that is much higher than the required
current during wireless data transmission. This battery has
a large nominal capacity of 6 mAh, while its diameter and
height are 6.8 and 2.15 mm, respectively. As in the target
sensor, all electronic circuits including the external wire-
less transceiver can work with a sub-1.2 V supply voltage,
additional step-down or step-up circuits are not required.
The main disadvantage of this NiMH battery is its lower
cycle life compared to supercapacitors and thin film lithium
batteries. In addition, this battery has higher leakage cur-
rent, comparing to thin film Li-Ion batteries. Four minia-
turized nanowire solar cells [7] have been connected in
series to be used as the PV module. The PMC, not only
charges the battery with very high efficiency, but also
reconfigures the speed and power consumption of the
sensor to guarantee autonomous operation of the sensor in
different lightning conditions. The SIC, measures H2 con-
centration and temperature. The measurement results are
sent to an external wireless transceiver through an
embedded serial peripheral interface. The wireless trans-
ceiver can communicate the measurement results with the
other sensors through establishing a wireless link.
Selecting an appropriate wireless transceiver highly
affects autonomous operation of the sensor. In fact, in
micro-power energy harvesting applications, minimizing
peak and standby power of the transceiver is very impor-
tant. Low peak power ensures that a miniaturized battery
with limited peak discharge current can be used to power
up the circuit. Ultra-low standby current guarantees that the
average power consumption of the sensor can be mini-
mized by heavily duty cycling of data transmission. The
main factors impacting power consumption of a wireless
transceiver are supply voltage, carrier frequency and
receiver sensitivity. The power consumption of the trans-
ceiver can be reduced by operating at a lower supply
voltage. Although most of the wireless transceivers work
with at least 1.8 V supply voltage, UIP wireless trans-
ceivers with sub-1.2 V voltage, such as TZ1053 [12] or
ZL70250 [13], are more suited to our application. These
transceivers operate at sub-1 GHz frequency bands and
have much lower peak-power and standby power, com-
pared with the state-of-the-art 2.4 GHz transceivers. The
second important factor is the carrier frequency. Sub-
1 GHz wireless transceivers have less power consumption
for the same operating range, thanks to reduced attenuation
rates and blocking effects at the lower frequencies. Finally,
a narrower bandwidth in TZ1053 leads to a higher receiver
sensitivity and allows efficient operation at a lower trans-
mission rate. In summary, although sub-1 GHz transceivers
have some disadvantages, such as larger size of antennas
and lower data rates, they are more suitable for our
application.
3 Power management circuit
The proposed energy harvester is based on the direct
charging scheme, in which the battery is connected to the
PV module using a PMOS switch. A dynamic comparator
compares Vbat with Vpv in a timely manner to avoid dis-
charge of the battery through the PV module when Vpv is
less than Vbat. As the operating voltage of the PV module is
determined by the battery, end-to-end efficiency from the
PV module to the battery is reduced when the battery
voltage diverges from the maximum power point voltage
(Vmpp) of the PV module during battery charging. As the
Vmpp of the PV module varies with incident light condi-
tions, an efficient maximum power point tracking (MPPT)
scheme can be deployed to ensure that the maximum power
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is extracted from a PV module at any given time. When the
PV module is small and can only provide a few micro-
watts under reduced light intensity, only low-overhead
schemes that incur very little power overhead can be good
candidates. In [14], several low-overhead MPPT approa-
ches, including fractional open-circuit voltage, fractional
short circuit current and hill-climbing techniques, have
been discussed that can be deployed in inductive and SC
DC–DC converters. In direct charging, as Vpv always fol-
lows Vbat, only design time component matching approach
can be used. Nevertheless, by careful selection of the PV
module and the battery, PV module will always operate
close to its Vmpp. In fact, although Pmpp and ISC of the PV
module change considerably in different lightning condi-
tions, Voc and Vmpp of the PV module do not change sig-
nificantly [15]. In order to achieve high efficiency, the
Vmpp of the PV module should be close to the VEOC of the
battery [16]. For example, in Heliomote [17] two NiMH
batteries have been used in series, and the PV module has a
Vmpp that varied between 2.5 and 3 V depending on the
illumination level. Therefore, the PV module is always
operated close to its Vmpp and a high efficiency is
achievable. However, this method is not applicable if the
Voc of the PV module is lower than the nominal voltage of
the battery.
The second task of the PMC is reconfiguring the per-
formance and power consumption of the sensor, based on
the available energy. Since, under the reduced light
intensity, the power delivered by the PV module may be
lower than the average power consumption of the sensor,
the energy harvester circuit should reduce the power con-
sumption of the microsystem to avoid complete discharge
of the battery during this period. Under the reduced light
intensity, the microsystem continues its autonomous
operation at a lower speed and with a lower duty cycle. The
battery voltage changes from its nominal voltage during
battery charging and discharging. The voltage of the target
NiMH battery reaches to the VEOD voltage of 0.9 V when
the battery is fully discharged and reaches to the VEOC
voltage of 1.5 V when the battery is fully charged, at room
temperature. When the target V6HR NiMH microbattery is
discharged by a low current, Vbat remains almost constant,
up to getting close to the fully discharged state. However, if
the battery is discharged by a high current, Vbat drops
immediately and voltage drop depends on the remaining
charge of the battery [8]. During wireless data transmis-
sion, the battery is discharged by a high current, close to 5
CA (C being the 1 h charge or discharge current).
According to the discharge curve of the V6HR NiMH
microbattery, if the remaining charge of the battery is more
than 80 %, Vbat is higher than 1.1 V during this period;
however, if it is less than 80 %, Vbat drops from 1.1 V
down to 900 mV, depending on the remaining charge of
the battery. The proposed energy harvester circuit detects
the battery voltage during this period to accurately estimate
the energy stored in the battery and the power-performance
of the sensor is reconfigured to guarantee autonomous
operation of the sensor. If Vbat is high enough, the power
management and SICs work at their highest speed, and the
measurement results are sent to the base station every 15 s.
If Vbat is not high enough, the SIC and the wireless
transceiver are activated with a lower duty cycle to mini-
mize the total power consumption of the sensor. In order to
reduce the power consumption and speed of the digital
circuits, the operating frequency is scaled down and data
transceiver is activated by a lower duty cycle. Meanwhile,
bias currents are also scaled down to reduce the power
consumption and speed of the analog circuits. Finally the
last task of the energy harvester circuit is protecting the
battery against overcharge and overdischarge. In order to
avoid overcharge or overdischarge that reduces the cycle
life of the battery, VEOC and VEOD voltage levels are
detected. The battery is disconnected from the PV module
when Vbat reaches to the VEOC limit to avoid overcharge.
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Fig. 1 Block diagram of the
proposed hydrogen gas sensor
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When Vbat reaches to the VEOD limit, the SIC and the
wireless transceiver are deactivated temporarily to avoid
overdischarge.
The voltage level detector (LD) in Fig. 2 is used to
determine the battery voltage level [5]. After circuit
startup, battery voltage is checked to make sure that it is
more than VEOD and can power up the circuit. If Vbat is less
than VEOD, it means that the battery is fully discharged and
cannot provide enough power for the electronic circuits. In
this situation, the PV module continuously charges the
battery by keeping the switch closed. As soon as the Vbat
passes VEOD, LD starts its normal operation, comparing the
Vbat with the target threshold voltages in a timely manner
and updating the VLevel as a result. In order to generate a
bandgap reference voltage, 25 substrate PNP transistors
have been used as Q1 and Q2 in a common-centroid layout.
These transistors are biased with a 100 nA current source
to generate VBE1 and VBE2 voltages in non-overlapping U1
and U2 clock phases, and the SC circuit sums up VBE1 and
(VBE1 - VBE2) with appropriate coefficients. When Vbat
reaches VEOC, the switch between the PV module and the
battery is turned off to avoid overcharge of the battery.
This SC circuit detects when Vbat passes the VL specified in
Eq. (1) by setting the VLevel output. By using a variable cC
capacitor, different voltage levels between VEOD and VEOC
can be detected to estimate the remaining charge of the
battery. In Eq. (1), a, b and c coefficients are the ratios of
tunable aC, bC and cC capacitors that are determined by
Cap_Select signals from digital control unit.
VL ¼ ½a  VBE1  VBE2ð Þ þ b  VBE1= cð Þ ð1Þ
As can be seen in Table 1, by modifying aC, bC and cC
capacitors, different battery voltages, starting from VEOD of
0.9 V up to VEOC of 1.5 V, can be detected by this circuit.
As VBE1 is complementary to absolute temperature
(CTAT) and (VBE1 - VBE2) is proportional to absolute
temperature (PTAT), different CTAT, PTAT or tempera-
ture-independent voltage levels can be built by proper
selection of aC and bC capacitors. In order to have a
temperature-independent VL, aC should be modified
according to the selected bC capacitor. After fixing aC and
bC capacitors, different voltage levels can be detected by
modifying the cC capacitor. By detecting the battery
voltage between 900 mV and 1.1 V, the remaining charge
of the battery can be estimated according to the discharge
curve of the target battery [15]. These variable capacitors
have been implemented using a matrix of 10 fF metal–
insulator–metal (MIM) capacitors that have been used as
unity capacitors.
After measuring the Vbat and estimating the energy
stored in the battery, the operating frequency of the digital
circuits and the bias currents of the analog circuits are
reconfigured according to the remaining charge of the
battery. In the current-starved ring oscillator in Fig. 3(a),
the frequency is determined by RL and CL and can be
specified as Eq. (2). In Eq. (2), K1 is a constant value that
depends on the number of inverter stages in the ring
oscillator [13]. By using a digital resistive trimming net-
work to modify the RL, Fosc is reconfigured by an energy
harvesting circuit, according to the measured Vbat. When
the Vbat is low, RL is increased to decrease Fosc. Four target
operating frequencies have been considered, corresponding
to four voltage levels that are detected by the LD block as
shown in Table 1. The minimum operating frequency is
125 kHz which corresponds to the VL0, and the maximum
frequency is 1 MHz which corresponds to the VL3.
Fig. 2 Circuit diagram of the
voltage level detector
Table 1 Detected voltage levels in the voltage level detector
Voltage
level (VL)
aC capacitor
(fF)
bC capacitor
(fF)
cC capacitor
(fF)
907 mV (VEOD) 170 1,230 230
947 mV (VL0) 170 1,230 220
1,002 mV (VL1) 180 1,300 220
1,051 mV (VL2) 180 1,300 210
1,104 mV (VL3) 190 1,370 210
1,509 mV (VEOC) 160 1,160 130
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Fosc ¼ K1=ðRL  CLÞ ð2Þ
In addition to a fixed 10 nA beta-multiplier (BM) cur-
rent reference that has been used to provide the required
bias currents for PMC, a switched-capacitor beta-multiplier
(SCBM) current source has been designed to generate
frequency-proportional bias currents for SIC. In this circuit,
which can be seen in Fig. 3(b), SC resistors have been used
instead of regular resistors to generate frequency-propor-
tional bias currents [18]. For example, IIntegrator can be
specified as in Eq. (3):
IIntegrator ¼ K1  K2  Fosc  ðC3 þ C4Þ ð3Þ
In Eq. (3), K1 and K2 are constant values that depend on
the ratio between the widths of transistors in Fig. 3(b). K1
depends on the ratio between M7 and M4, and K2 depends on
the ratio between M5 and M6. The clock frequency Fosc is
applied to a non-overlapping clock generator to generate
non-overlapping Ø1 and Ø2 clock phases. The current ripple
of generated bias currents is minimized by using two
complementary branches charging and discharging C3 and
C4 capacitors and using a large decoupling capacitor which
is shown as C2 in Fig. 3(b). As Fosc is determined by the
oscillator, generated bias currents scale dynamically by
changing the frequency of the oscillator. In addition, these
bias currents can be easily deactivated by turning off the Ø1
and Ø2 clocks. In the low power analog circuits, such as the
discrete time incremental ADC that has been used here, bias
currents should be high enough to guarantee correct
operation at the target operating frequency. In Fig. 3(b),
generated bias currents (IIntegrator, IComp and ITemp) have
been used for the SIC. When the LD block detects that the
Vbat is low, the Fosc is decreased by modifying the RL
through the digital control unit to reduce the power
consumption of the digital circuits. By using these
frequency-proportional bias currents, the power
consumption of the analog circuits is reduced dynamically
when the Fosc is decreased.
The digital control unit (DCU) activates the dynamic
comparator and LD blocks in a timely manner and updates
operating state of the energy harvester circuit according to
the received results from these blocks. DCU reconfigures
the clock frequency according to the detected battery
voltage by LD block. In addition, it turns off the switch
between the PV module and the battery when the com-
parator detects that Vpv is less than Vbat or LD detects that
the battery voltage has reached VEOC. As neither Vbat nor
Vpv change rapidly, these blocks are activated every few
seconds and the power consumption of the DCU is mainly
determined by the low frequency 20-bits counter that
activates the comparator and LD blocks in a timely man-
ner. Table 2 presents the die area and the simulated power
consumption of individual blocks, when Vbat is high and
the system operates at 1 MHz. As can be seen in this table,
total power consumption of the circuit is mainly deter-
mined by the clock generator, bias circuit and digital
control unit, which are always active. Although comparator
and LD blocks consume considerable power during their
active time, nevertheless, as they are activated every 15 s,
their average power consumption is less than 1 nW. When
Vbat is low, the average power consumption of the clock
generator and DCU blocks is reduced by operating at a
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Fig. 3 a Reconfigurable
current-starved ring oscillator.
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source
Table 2 Die area and power consumption of the main blocks in the
solar energy harvester circuit
Block Die area
(lm2)
Active
power (nW)
Average
power (nW)
Clock generator 14,400 165 165
Digital control unit (DCU) 38,115 90 90
Bias circuit (10 nA) 2,832 35 35
Comparator 759 55 \1 nW
Level detector 31,960 520 \1 nW
SCBM 6,300 640 \1 nW
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lower frequency. For example, by reducing the clock fre-
quency to 125 kHz, simulated power consumption of the
clock generator and DCU is reduced roughly linearly,
reaching to 23 and 13 nW respectively. The power con-
sumption of these two blocks at different target frequencies
can be seen in Table 3.
4 Sensor interface circuit
The system level block diagram of the proposed SIC is
depicted in Fig. 4. As Pd nanowires are very sensitive to
temperature variation, a differential approach has been
deployed, in which passivated reference nanowires have
been used in addition to sensing nanowires [6]. These
nanowires have been represented by NWref and NWsense in
Fig. 4. Individual Pd nanowires have between 7 and 9 KX
resistances and after getting exposed to hydrogen should be
biased with a minimum bias voltage of 50 mV for 10 s,
before measuring their conductivity change. A 7 lA current
source has been used to bias these sensors. The conductance
of NWsense may change by 20 % in comparison with NWref
as H2 concentration varies from zero to 30 % [4]. The
voltage around the reference nanowire (VR = V1 – V2) has
been used as the reference voltage, while the voltage around
the sensing nanowire (V2) has been used as the input voltage
for the following incremental ADC. Although this differ-
ential approach eliminates the first order temperature
dependence of these nanowires, the second order tempera-
ture dependence still exists as the temperature coefficient of
these Pd nanowires is temperature-dependent. In order to
eliminate these second order effects, temperature is mea-
sured after measuring H2 concentration to be used for further
calibration of the sensor. In the proposed integrated tem-
perature sensor, substrate PNP transistors have been used to
generate proportional to absolute temperature (Vptat) and
temperature-independent reference (Vref) voltages. The
ADC converts (Vptat/Vref) to a digital value to measure the
temperature. In Fig. 5, by using a 50 fF MIM capacitor as C1
and a 360 fF MIM capacitor as C2, a temperature-inde-
pendent reference voltage of approximately 310 mV has
been generated [5]. The accuracy of temperature sensing is
mainly limited by mismatch between Q1 and Q2 and non-
linearity in temperature dependence of VBE1 and (VBE1 -
VBE2). Although these errors can be minimized to reach
±0.1 C accuracy by using dynamic methods presented in
[19], such power-consuming techniques are not needed
here. The proposed low power temperature sensor can
achieve ±1 C accuracy by only calibrating C2 and ITemp at
the room temperature [5]. When the whole system operates
at a lower frequency, Q1 and Q2 transistors are biased with a
lower ITemp bias current to reduce the average power con-
sumption of the temperature sensor.
The first order incremental ADC measures H2 concen-
tration and temperature at different times. The circuit level
block diagram of this fully differential ADC has been shown
in Fig. 5 for the negative input of the integrator (Vi-). In
order to measure H2 concentration, V2 is used as the input
voltage VR = V1 – V2 and is used as the reference voltage for
the integrator. After initial reset of the integrator and the
ADC counter, analog to digital conversion is done in three
periods to calculate V2/VR. In the first period, 2
ðn1Þ
Table 3 System performance
and power consumption in
different system operation
modes
System operation modes SL3 SL2 SL1 SL0
Main characteristics
Detected Vbat during 5CA discharge (mV) 1,104 1,051 1,002 947
Remaining charge of the battery (%) [80 [50 [35 [25
Battery threshold voltage (v) 1.114 1.055 1.003 0.955
Operating Clock frequency (KHz) 980 502 257 132
Time interval of sensing and data transmission (s) 15 30 60 120
Average power consumption (nW): PMC circuit
Clock generator 165 85 44 23
Digital control unit 90 46 24 13
Whole PMC circuit 293 169 106 74
Average power consumption (nW): SIC circuit
Temperature sensor and VCM generator 330 243 198 176
First order incremental ADC 1,030 545 295 180
SAR ADC 5,900 2,840 1,510 790
Average current consumption (lA): whole system
Sensor bias circuit 4.67 2.34 1.17 0.58
Wireless transceiver 9.4 7.7 6.6 5.55
Complete system 14.1 10.1 7.8 6.2
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integration steps are performed, adding V2  C5=C3ð Þ to
Vo? in each integration step. Meanwhile V2  C5=C3ð Þ is
subtracted from Vo- in each integration step and Vo? is
compared with Vo- using a latched comparator. If the output
of the comparator becomes 1, VR  C5=C3ð Þ is subtracted
from Vo? in the next step and the ADC counter is increased
by 1. Similarly, if the output of the comparator becomes 0,
VR  C5=C3ð Þ is added to Vo? and the ADC counter is
decreased by 1. After these 2ðn1Þ steps, Vo? noted as Vo1? at
the end of the first conversion period will be as Eq. (4) [5]:
ðVo1þ  VCMÞ ¼ DVo1 ¼ C5=C3ð Þ½2ðn1Þ
 V2  NS1  NA1ð Þ  VR þ 2n  Ve ð4Þ
In (4), NS1 indicates the number of subtractions of VR
and NA1 ¼ ð2ðn1Þ  NS1Þ indicates the number of additions
of VR. ADC counter in Fig. 5 is an up/down counter that
will contain NS1  NA1 at the end of this conversion period.
Error introduced by the offset of opamp and charge
injection of switches is shown by Ve. In the second period,
Vo1? is converted to Vo2þ ¼ VCM  DVo1 in 3 steps. Vo2?
shows Vo? at the end of the second conversion period. In
the first step, only SI and S9 switches are closed, to store
C4  DVo1 on C4. Next SI is opened and SR is closed to
discharge C3. Finally S10 and S11 are closed and SR is
opened. Meanwhile S9 is still closed to connect bottom
plate of C4 to VCM. By closing S10 and S11, the top plate of
C4 will be connected to VCM and C4  DVo1 charge will
be transferred to C3. By transferring C4  DVo1 charge to
C3 and using matched capacitors for C3 and C4, Vo1þ ¼
VCM þ DVo1 is converted to Vo2þ ¼ VCM  DVo1. The third
period is similar to period 1, but instead of V2, -V2 is
applied in each integration step, subtracting V2  C5=C3ð Þ
from Vo? in each integration step. Similar to the first
conversion period, If the output of the comparator becomes
1, VR  C5=C3ð Þ is subtracted from Vo? in the next step,
but this time the ADC counter is decreased by 1 unlike the
first conversion period. Similarly if the output of the
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comparator becomes 0, VR  C5=C3ð Þ is added to Vo? and
the ADC counter is increased by 1. In addition, the initial
value Vo? is Vo2? instead of VCM. After 2
ðn1Þ steps,
the output voltage of the integrator changes by DVo2 from
initial value of Vo2? as can be seen in Eq. 5. Vo3? shows
Vo? at the end of the third conversion period. As can be
seen in the Eq. 6, the error term does not appear in the
Vo3?. In fact as C5=C3ð Þ  ½2n  Ve is present in both
DVo1 and DVo2, it does not appear in the Vo3?. Similarly
Vo- noted as Vo3- at the end of the third conversion period,
is calculated for the negative output of the integrator.
ðVo3þ  Vo2þÞ ¼ DVo2 ¼ C5=C3ð Þ½2ðn1Þ
 V2  NA2  NS2ð Þ  VR þ 2n  Ve
ð5Þ
Vo3þ ¼ Vo2þ þDVo2 ¼ VCM DVo1 þDVo2
¼ C5=C3ð Þ½2 nð Þ:V2  NS2 þNS1 NA2 NA1ð Þ VR
ð6Þ
ðV2Þ=VR ¼ NS1 þ NS2  NA1  NA2
2n
 
 ðVo3þ  C3
VR  C5
 
 1
2n
 
ð7Þ
The value stored in the ADC counter at the end of the
third period is NOUT ¼ NS1 þ NS2  NA1  NA2ð Þ. As the
difference between V2=VRð Þ and NOUT=2nð Þ in Eq. (7) is less
than 1=2nð Þ, Nout is the n-bit digital representation of
V2=VRð Þ. Conversion accuracy of this ADC is affected by
noise, finite opamp gain and nonlinearity of the capacitors
[9]. This ADC can achieve 13 bits resolution by using 200 fF
MIM capacitors, as C3, C4 and C5, and a conventional two-
stage amplifier with at least 85 dB gain for the integrator [9].
A resistive divider has been used to generate the required
VCM for ADC that consumes 150 nW during conversion. As
a 1 MHz clock has been used for this first order incremental
ADC, a 13-bit conversion takes nearly 8 ms [20].
The main disadvantage of this first order incremental
ADC is its long conversion time that further increases the
energy per conversion of the ADC. In order to reduce the
conversion time, either higher order delta-sigma modulators
can be used or additional bits can be extracted from the
analog residue of this first order incremental ADC [20].
Vo3? and Vo3- are analog residues of the first order incre-
mental ADC that are sent to the SAR ADC to extract addi-
tional bits. In fact, as the analog residue in the first order
incremental ADC is the quantization error that has been
multiplied by 2N, additional bits can be extracted from this
analog signal by an additional ADC. For example, in [21],
the same comparator and integrator have been reused as an
algorithmic ADC to extract additional bits from the analog
residue of this ADC. In [22], not only a higher order mod-
ulator delta-sigma has been used, but also an additional
successive approximation register (SAR) ADC has been
deployed to extract additional bits from the analog residue.
In the proposed circuit, an additional SAR ADC has been
used besides the initial first order incremental ADC to
improve energy consumption per conversion of the ADC. In
this circuit, the original first order incremental ADC is used
to extract 5 most significant bits in 32 clock cycles and the
analogue residue of this fully differential incremental ADC
ðVoþ  VoÞ is applied as the Vin? and Vin- inputs of the
following SAR ADC to extract additional 8 least significant
bits (LSB). This ADC can be an ideal candidate for sensing
applications as it can achieve high accuracy, close to delta-
sigma and dual-slope ADCs and low energy per conversion,
close to SAR ADCs. In addition, the die area is reduced by
scaling down the capacitors thanks to oversampling.
Although SAR ADCs have the best performance in terms of
energy per conversion, they are not appropriate for high
resolution applications. SAR ADCs enable energy-efficient
analog-to-digital conversion for applications with moderate
speed and resolution demands thanks to using a few number
of active circuit elements. As these active elements do not
consume static power, power consumption scales linearly
with the frequency. The main blocks of the proposed SAR
ADC can be seen in Fig. 6 for the negative input of the ADC.
DAC_N and SW_N refer to the DAC and the switches that
have been used for the negative input. Similar blocks have
been used to realize SW_P and DAC_P blocks for the
positive input of the SAR ADC. The mismatch of the
capacitors in the charge distributed DAC is the main limiting
factor for the resolution and the unit capacitor of the DAC is
defined by the matching property of the target MIM capac-
itors. By increasing the resolution, not only a larger unit
capacitor is required to satisfy the matching requirements,
but also the size of the biggest capacitor in the DAC should
be doubled for an additional resolution bit. As the size of the
capacitors in the DAC block highly affects the die area and
power consumption of the SAR ADC, different DAC
topologies including split array DACs have been proposed to
minimize the die area [23]. In fact, for relatively low reso-
lutions (6–8 bits), the area of the SAR ADC can be quite
small as a split capacitor array can be deployed to realize the
DAC. As can be seen in Fig. 6, two sub-DACs, each with
4-bit resolution and a fractional bridge capacitor has been
used to implement an 8-bit DAC. In this architecture the
total sizes of the capacitors have been reduced, but on the
other hand, the achievable resolution is limited as the
attenuation capacitor is floating with non-equal parasitic
capacitors at top and bottom plates. However in modern
technologies, the parasitic capacitors of the top and bottom
plates have better matching and 8-bit resolution is achiev-
able with modest area and power consumption. By using
100 fF MIM capacitor as capacitor C in Fig. 6 and careful
layout of the capacitor array to avoid linearity degradation
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due to non-equal parasitic capacitors at the bottom and top
plates of the attenuator capacitor, an 8 bits SAR ADC has
been implemented that consumes 5.9 lW operating at
1 MHz clock frequency.
In this SAR ADC, initially SAR Logic block sets the SH
signal to sample the differential input signal on the bottom
plate of the DAC capacitors. During this sampling phase,
the inputs of the dynamic comparator are reset to the
common-mode voltage. Conversion starts at the falling
edge of the SH and last for eight clock cycles. After these 8
cycles the SAR logic output is ready and it can be used as 8
LSB bits of the ADC output. The circuit schematic of the
dynamic voltage comparator is shown in Fig. 7. This lat-
ched comparator has been used for both first order incre-
mental and SAR ADC blocks in Fig. 4. The SH signal is
high during the sampling phase and the outputs of the
comparator that are shown as Vo? and Vo- in Fig. 7 are
pre-charged to the supply voltage. The SR latch located at
the output of the comparator preserves the last decision
result. The bias current is disabled during the sampling
phase that SH signal is high. The preamplifier’s outputs are
discharged to ground to initiate the next conversion cycle.
On the falling edge of clock, positive feedback in the
preamplifier stage updates Vo? and Vo-, depending on the
difference between Vin? and Vin-. As the comparator is the
only active building block in the SAR ADC, in low speed
applications the power consumption of the comparator is
the dominant factor. As frequency-proportional current
source from SCBM has been used for the comparator, by
operating at lower frequencies, the bias current of com-
parator is reduced to minimize the power consumption of
both incremental and SAR ADC.
5 System integration and performance
The circuit has been implemented in a 0.18 lm CMOS
process with 0.25 mm2 total area, as can be seen in Fig. 8.
The main blocks, including the digital blocks and the
analog blocks of the solar energy harvester and the SICs
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have been specified separately in this layout. Highly
resistive poly resistors have been used as embedded
resistors in the beta multiplier current source and oscillator.
As these embedded resistors are sensitive to process vari-
ations, they are trimmed initially.
Table 3 presents simulation results for power con-
sumption of the power management and the SICs in dif-
ferent system operation modes. These operation modes
have been defined according to the remaining charge of the
battery. In order to accurately estimate the remaining
charge of the battery, the Vbat is detected when the battery
is discharged by a high current during wireless data
transmission. After detecting the Vbat, Battery discharge
capacity is determined according to the discharge curve of
the battery [8]. In SL3 mode, the system operates at 1 MHz
and the wireless transceiver sends the measurement results
for H2 concentration and temperature to a base station
every 15 s. In this operation mode, the average power
consumption of the energy harvester is less than 300 nW.
By detecting a lower battery voltage, the system is swit-
ched to a lower clock frequency to decrease the average
power consumption of the whole system. For example, in
SL0 mode that the remaining charge of the battery is low,
the circuit operates at 125 kHz frequency instead of 1 MHz
and the average power consumption of the energy harvester
drops to less than 110 nW thanks to reduction in the power
consumption of the clock generation and DCU blocks. By
operating at 125 kHz frequency, the average power con-
sumption of the incremental and SAR ADC is reduced
almost linearly as can be seen in Table 3. In addition, in
this mode, measurement results are sent every 120 s
instead of every 15 s in SL3 mode, to further reduce the
total average power consumption of the whole sensor. An
additional 330 nW is used for biasing the BJT transistors in
the integrated temperature sensor and generating VCM
common mode voltage for ADC in SL3 mode that is
reduced to 173nW in SL0 mode. As a resistive divider has
been used to generate VCM, the power consumption of the
VCM generator is almost constant; however as a frequency-
proportional current source has been used to bias BJT
transistors in the temperature sensor, the power consump-
tion is reduced in SL0 mode.
In order to estimate the total power consumption of the
sensor, the average power consumption of the sensor
biasing circuit and the wireless transceiver should be cal-
culated. Pd nanowires should be biased with a 7 lA bias
current for 10 s, before measuring H2 concentration. As the
ADC conversion takes less than 1 ms, even when operating
at 250 kHz, total power consumption of the SIC is mainly
determined by the power consumption of the sensor bias
circuit. TZ1053 consumes 5 lA during standby and con-
sumes 3.3 mA during a period of 20 ms to send a sample
with the minimum payload size of 55 bytes [12]. In SL3
mode, samples are sent every 15 s, and the average current
consumption of the Pd nanowires and the wireless trans-
ceiver are 4.67 and 9.4 lA, respectively. By sending the
samples every 120 s in SL0 mode, these values will be
reduced to 0.58 and 5.6 lA, respectively. The average
current consumption of the whole sensor is 14.1 lA in SL3
mode that is reduced to 6.2 lA, operating in SL0 mode.
Four nanowire solar cells presented in [7] have been
connected in series to provide an appropriate Vmpp voltage,
close to the VEOC of the Varta V6HR NiMH battery. The
power delivered to the battery by the PV module can be
simulated using the equivalent circuit model of the PV
module. This PV module, with the total area of 28 mm2,
can provide a maximum power of 2.88 mW at its Vmpp
under AM1.5 illumination level [7]. In order to evaluate
autonomous operation of the sensor, end-to-end efficiency
from the PV module to the battery has been evaluated in
different illumination levels. In 100 % illumination level,
2.24 mW is delivered to the battery and 82 % efficiency is
achievable [15]. As Vmpp does not change significantly,
efficiency remains high, even under reduced illumination
levels. In order to evaluate autonomous operation of the
sensor, the power that can be delivered to the battery in
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1 % illumination level has been simulated and shown in
Fig. 9. During battery charging, the PV module delivers an
average power of 18.4 lW to the battery with 89.8 %
average efficiency. When the battery is almost fully dis-
charged, Vbat is close to VEOD and the system is operating
in SL0 mode. During this period, 15.9 lW is delivered to
the battery with 76.8 % efficiency as can be seen in Fig. 9,
while the average power consumption of the complete
system is only 6.2 lW. As a result the battery gets charged
and Vbat increases gradually. By increasing the battery
voltage, efficiency is improved and more power is deliv-
ered to the battery. So even in 1 % light intensity, the
harvested energy is enough for autonomous operation of
the complete system. Meanwhile, as the whole sensor
consumes 14.1 lA for sensing and data transmission, the
target 6 mAh battery can provide enough power for
approximately 425 h operation, even without energy
harvesting.
6 Conclusions
An UIP energy-efficient solar energy harvesting and sensing
microsystem has been proposed to realize an autonomous
wireless hydrogen sensor. The circuit has been implemented
in a 0.18 lm CMOS process with 0.25 mm2 active die area.
An area- and power-efficient solar energy harvester has been
proposed that stores the energy harvested from the PV
module in a NiMH microbattery. In addition, this PMC
scales the power consumption and performance of the
complete system to guarantee autonomous operation of the
sensor when the remaining charge of the battery is low. This
circuit scales up or down the operating frequency of digital
circuits and bias currents of the analog circuits to reconfigure
the active power consumption of the individual blocks. In
addition, by scaling the clock frequency, the time interval of
sensing and data transmission is reconfigured dynamically.
The PMC consumes only 300 nW, when operating at 1 MHz
as its highest speed, which is further reduced to less than
110 nW when the clock frequency is reduced to 125 kHz. A
fully integrated SIC measures H2 concentration by measur-
ing the conductance change of a miniaturized palladium
nanowire sensor. As these Pd nanowires have temperature
cross-sensitivity, temperature is also measured using an
integrated temperature sensor for further calibration of the
sensor. An innovative incremental ADC converts the mea-
surement results to 13-bit digital values and the measurement
results are transmitted to the base station, using an external
wireless transceiver. Simulation results show that even under
1 % light intensity, the harvested energy is enough for
autonomous operation of the whole system. Meanwhile, as
the sensor consumes 14.1 lA for sensing and data trans-
mission, the target 6 mAh battery can provide enough power
for approximately 425 h operation, even without energy
harvesting.
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